

# LIS3LV02DL

MEMS INERTIAL SENSOR 3-Axis - ±2g/±6g Digital Output Low Voltage Linear Accelerometer

#### PRELIMINARY DATA

#### Features

- 2.16V to 3.6V single supply operation
- 1.8V compatible IOs
- I<sup>2</sup>C/SPI digital output interfaces
- Programmable 12 or 16 bit data representation
- Interrupt activated by motion
- Programmable interrupt threshold
- Embedded self test
- High shock survivability
- ECOPACK® compliant (see Section 8)

#### Description

The LIS3LV02DL is a three axes digital output linear accelerometer that includes a sensing element and an IC interface able to take the information from the sensing element and to provide the measured acceleration signals to the external world through an  $I^2C/SPI$  serial interface.

The sensing element, capable of detecting the acceleration, is manufactured using a dedicated process developed by ST to produce inertial sensors and actuators in silicon.

The IC interface instead is manufactured using a CMOS process that allows high level of integration to design a dedicated circuit which is factory trimmed to better match the sensing element characteristics.



The LIS3LV02DL has a user selectable full scale of  $\pm 2g$ ,  $\pm 6g$  and it is capable of measuring acceleration over a bandwidth of 640 Hz for all axes. The device bandwidth may be selected accordingly to the application requirements. A self-test capability allows the user to check the functioning of the system

The device may be configured to generate an inertial wake-up/free-fall interrupt signal when a programmable acceleration threshold is crossed at least in one of the three axes.

The LIS3LV02DL is available in plastic SMD package and it is specified over a temperature range extending from  $-40^{\circ}$ C to  $+85^{\circ}$ C.

The LIS3LV02DL belongs to a family of products suitable for a variety of applications:

- Free-Fall detection
- Motion activated functions in portable terminals
- Antitheft systems and Inertial navigation
- Gaming and Virtual Reality input devices
- Vibration Monitoring and Compensation

#### Order codes

Part number	Part number Op. Temp. range, °C		Packing
LIS3LV02DL	-40 to +85	LGA-16	Tray
LIS3LV02DL-TR	-40 to +85	LGA-16	Tape and Reel

February 2006

## Contents

1	Bloc	k Diagram & Pin Description4
	1.1	Block diagram
	1.2	LGA-16 Pin description
2	Mec	hanical and Electrical specifications6
	2.1	Mechanical characteristics1 6
	2.2	Electrical characteristics1
	2.3	Absolute maximum ratings9
	2.4	Terminology
		2.4.1 Sensitivity
		2.4.2 Zero-g level
		2.4.3 Self Test
3	Fund	tionality
	3.1	Sensing element
	3.2	IC Interface
	3.3	Factory calibration 12
4	App	lication Hints
	4.1	Soldering Information
5	Digit	al Interfaces
4	5.1	I2C Serial Interface
		5.1.1 I2C Operation
	5.2	SPI Bus Interface
		5.2.1 SPI Read
		5.2.2 SPI Write
		5.2.3 SPI Read in 3-wires mode
6	Regi	ster mapping
7	Regi	ster Description
	7.1	WHO_AM_I (0Fh) 22



7.2	OFFSET_X (16h)	22
7.3	OFFSET_Y (17h)	22
7.4	OFFSET_Z (18h)	22
7.5	GAIN_X (19h)	23
7.6	GAIN_Y (1Ah)	23
7.7	GAIN_Z (1Bh)	23
7.8	CTRL_REG1 (20h)	23
7.9	CTRL_REG2 (21h)	24
7.10	CTRL_REG3 (22h)	25
7.11	HP_FILTER_RESET (23h) 2	26
7.12	STATUS_REG (27h)	26
7.13	OUTX_L (28h)	26
7.14	OUTX_H (29h)	26
7.15	OUTY_L (2Ah)	27
7.16	OUTY_H (2Bh)	27
7.17	OUTZ_L (2Ch)	27
7.18	OUTZ_H (2Dh)	27
7.19	FF_WU_CFG (30h)	28
7.20	FF_WU_SRC (31h)	29
7.21	FF_WU_ACK (32h)	29
7.22	FF_WU_THS_L (34h)	30
7.23	FF_WU_THS_H (35h)	30
7.24	FF_WU_DURATION (36h)	30
7.25	DD_CFG (38h)	31
7.26	DD_SRC (39h)	32
7.27	DD_ACK (3Ah)	
7.28	DD_THSI_L (3Ch)	33
7.29	DD_THSI_H (3Dh)	
7.30	DD_THSE_L (3Eh)	
7.31	DD_THSE_H (3Fh)	33
Packa	age Information	34
Revis	sion history	35




8

9

## **1** Block Diagram & Pin Description


#### 1.1 Block diagram

#### Figure 1. Block Diagram



### 1.2 LGA-16 Pin description





Pin#	Name	Function				
1	RDY/INT	Data ready/inertial wake-up interrupt				
2	SDO	SPI Serial Data Output				
3	SDA/ SDI/ SDO	I <sup>2</sup> C Serial Data (SDA) SPI Serial Data Input (SDI) 3-wire Interface Serial Data Output (SDO)				
4	Vdd_IO	Power supply for I/O pads				
5	SCL/SPC	I <sup>2</sup> C Serial Clock (SCL) SPI Serial Port Clock (SPC)				
6	CS	SPI enable I <sup>2</sup> C/SPI mode selection (1: I <sup>2</sup> C mode; 0: SPI enabled)				
7	NC	Internally not connected				
8	СК	Optional External clock, if not used either leave unconnected or connect to GND				
9	GND	0V supply				
10	Reserved	Either leave unconnected or connect to Vdd_IO				
11	Vdd	Power supply				
12	Reserved	Connect to Vdd				
13	Vdd	Power supply				
14	GND	0V supply				
15	Reserved	Either leave unconnected or connect to GND				
16	GND	0V supply				

Table 1.Pin description



## 2 Mechanical and Electrical specifications

## 2.1 Mechanical characteristics<sup>1</sup>

#### Table 2. Mechanical Characteristics

(All the parameters are specified @ Vdd=3.3V, T=25°C unless otherwise noted)

Symbol	Parameter	Test conditions	Min.	Typ. <sup>2</sup>	Max.	Unit
FS	M	FS bit set to 0	±1.7	±2.0		g
го	Measurement range <sup>3</sup>	FS bit set to 1	±5.3	±6.0		g
Dres	Device Resolution	Full-scale = 2g BW=40Hz		1.0		mg
So	Sensitivity	Full-scale = 2g, 12 bit representation	920	1024	1126	LSb/g
30	Sensitivity	Full-scale = 6g, 12 bit representation	306	340	374	LSb/g
TCS0	Sensitivity Change Vs Temperature	Full-scale = 2g, 12 bit representation		0.025		%/°C
		Full-scale = 2g X, Y axis	-70		70	mg
Off	Zero-g Level Offset Accuracy <sup>4,5</sup>	Full-scale = 2g Z axis	-90		90	mg
		Full-scale = 6g X, Y axis	-90		90	mg
		Full-scale = 6g Z axis	-100		100	mg
		Full-scale = 2g X, Y axis		TBD		%FS
LTOff	Zero-g Level Offset Long	Full-scale = 2g Z axis		TBD		%FS
	Term Accuracy <sup>6</sup>	Full-scale = 6g X, Y axis		TBD		%FS
		Full-scale = 6g Z axis		TBD		%FS
TCOff	Zero-g Level Change Vs Temperature	Max Delta from 25°C		0.2		mg/°C



Symbol	Parameter	Test conditions	Min.	Typ. <sup>2</sup>	Max.	Unit
NL	Non Lincority	Best fit straight line X, Y axis Full-scale = 2g BW=40Hz		±2		%FS
NL	Non Linearity	Best fit straight line Z axis Full-scale = 2g BW=40Hz		±3		%FS
CrAx	Cross Axis		-3.5		3.5	%
		Full-scale=2g X axis	250	550	900	LSb
		Full-scale=2g Y axis	250	550	900	LSb
V <sub>st</sub>		Full-scale=2g Z axis	-100	-350	-600	LSb
v st	Self test Output Change <sup>7,8</sup>	Full-scale=6g X axis	80	180	300	LSb
		Full-scale=6g Y axis	80	180	300	LSb
		Full-scale=6g Z axis	-30	-120	-200	LSb
BW	System Bandwidth <sup>9</sup>			ODRx/4		Hz
Тор	Operating Temperature Range		-40		+85	°C
Wh	Product Weight			72		mgram

#### Table 2. Mechanical Characteristics (continued)

(All the parameters are specified @ Vdd=3.3V, T=25°C unless otherwise noted)

Note: 1 The product is factory calibrated at 2.5V. The device can be used from 2.16V to 3.6V

- 2 Typical specifications are not guaranteed
- 3 Verified by wafer level test and measurement of initial offset and sensitivity
- 4 Zero-g level offset value after MSL3 preconditioning
- 5 Offset can be eliminated by enabling the built-in high pass filter (HPF)
- 6 Results of accelerated reliability tests
- 7 Self Test output changes with the power supply. Self test "output change" is defined as OUTPUT[LSb]<sub>(Self-test bit on ctrl\_reg1=1)</sub>-OUTPUT[LSb]<sub>(Self-test bit on ctrl\_reg1=0)</sub>. 1LSb=1g/1024 at 12bit representation, 2g Full-Scale
- 8 Output data reach 99% of final value after 5/ODR when enabling Self-Test mode due to device filtering
- 9 ODR is output data rate. Refer to table 3 for specifications



## 2.2 Electrical characteristics<sup>1</sup>

#### Table 3. Electrical Characteristics

(All the parameters are specified @ Vdd=2.5V, T=25°C unless otherwise noted)

Symbol	Parameter	Test conditions	Min.	Typ. <sup>2</sup>	Max.	Unit
Vdd	Supply voltage		2.16	2.5	3.6	V
Vdd_IO	I/O pads Supply voltage		1.71		Vdd	V
ldd	Supply current	T = 25°C, Vdd=3.3V		0.65	0.80	mA
VIH	Digital High level Input voltage		0.8*Vdd _IO			V
VIL	Digital Low level Input voltage				0.2*Vdd _IO	V
VOH	High level Output Voltage		0.9*Vdd _IO			V
VOL	Low level Output Voltage				0.1*Vdd _IO	V
lddPdn	Current consumption in Power-down mode	T = 25°C		1	10	μA
ODR1	Output Data Rate1	Dec factor = 512		40		Hz
ODR2	Output Data Rate 2	Dec factor = 128		160		Hz
ODR3	Output Data Rate 3	Dec factor = 32		640		Hz
ODR4	Output Data Rate 4	Dec factor = 8		2560		Hz
BW	System Bandwidth <sup>3</sup>			ODRx/4		Hz
Ton	Turn-on time <sup>4</sup>			5/ODRx		S
Fmov		Vdd_IO<2.4V		4		MHz
Fmax	SPI frequency	Vdd_IO>2.4V		8		MHz
Тор	Operating Temperature Range		-40		+85	°C

Note: 1 The product is factory calibrated at 2.5V. The device can be used from 2.16V to 3.6V

- 2 Typical specifications are not guaranteed
- 3 Digital filter cut-off frequency
- 4 Time to obtain valid data after exiting Power-Down mode

#### 2.3 Absolute maximum ratings

Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device under these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

Symbol	Ratings	Maximum Value	Unit
Vdd	Supply voltage	-0.3 to 6	V
Vdd_IO	I/O pins Supply voltage	-0.3 to Vdd +0.1	V
Vin	Input voltage on any control pin (CS, SCL/SPC, SDA/SDI/SDO, CK)	-0.3 to Vdd_IO +0.3	V
<b>A</b> = a.u.	Acceleration (Any axis, Powered, Vdd=2.5V)	3000g for 0.5 ms	
A <sub>POW</sub>	Acceleration (Any axis, Fowered, Vdu=2.5V)	10000g for 0.1 ms	
Δ	Acceleration (Any axis, Unpowered)	3000g for 0.5 ms	
A <sub>UNP</sub>	Acceleration (Any axis, Onpowered)	10000g for 0.1 ms	
T <sub>OP</sub>	Operating Temperature Range	-40 to +85	°C
T <sub>STG</sub>	Storage Temperature Range	-40 to +125	°C
		10000g for 0.1 ms         3000g for 0.5 ms         10000g for 0.1 ms         -40 to +85         -40 to +125         4.0 (HBM)         k         200 (MM)	kV
ESD	Electrostatic discharge protection	200 (MM)	V
		1.5 (CDM)	kV

 Table 4.
 Absolute maximum ratings

Note: 1 Supply voltage on any pin should never exceed 6.0V.



This is a Mechanical Shock sensitive device, improper handling can cause permanent damages to the part



This is an ESD sensitive device, improper handling can cause permanent damages to the part



#### 2.4 Terminology

#### 2.4.1 Sensitivity

Sensitivity describes the gain of the sensor and can be determined e.g. by applying 1g acceleration to it. As the sensor can measure DC accelerations this can be done easily by pointing the axis of interest towards the center of the earth, noting the output value, rotating the sensor by 180 degrees (point to the sky) and noting the output value again. By doing so,  $\pm 1g$  acceleration is applied to the sensor. Subtracting the larger output value from the smaller one and divide the result by 2 leads to the actual sensitivity of the sensor. This value changes very little over temperature and also very little over time. The Sensitivity Tolerance describes the range of Sensitivities of a large population of sensor.

#### 2.4.2 Zero-g level

Zero-g level Offset (Off) describes the deviation of an actual output signal from the ideal output signal if there is no acceleration present. A sensor in a steady state on a horizontal surface will measure 0g in X axis and 0g in Y axis whereas the Z axis will measure 1g. The output is ideally in the middle of the dynamic range of the sensor (content of OUT registers 00h, 00h with 16 bit representation, data expressed as 2's complement number). A deviation from ideal value in this case is called Zero-g offset. Offset is to some extent a result of stress to a precise MEMS sensor and therefore the offset can slightly change after mounting the sensor onto a printed circuit board or exposing it to extensive mechanical stress. Offset changes little over temperature, see "Zero-g level change vs. temperature". The Zero-g level of an individual sensor is stable over lifetime. The Zero-g level tolerance describes the range of Zero-g levels of a population of sensors.

#### 2.4.3 Self Test

Self Test allows to test the mechanical and electric part of the sensor, allowing the seismic mass to be moved by means of an electrostatic test-force. The Self Test function is off when the self-test bit of ctrl\_reg1 (control register 1) is programmed to '0'. When the self-test bit of ctrl\_reg1 is programmed to '1' an actuation force is applied to the sensor, simulating a definite input acceleration. In this case the sensor outputs will exhibit a change in their DC levels which is related to the selected full scale and depending on the Supply Voltage through the device sensitivity. When Self Test is activated, the device output level is given by the algebraic sum of the signals produced by the acceleration acting on the sensor and by the electrostatic test-force. If the output signals change within the amplitude specified inside table 2 than the sensor is working properly and the parameters of the interface chip are within the defined specification.



## 3 Functionality

The LIS3LV02DL is a high performance, low-power, digital output 3-axis linear accelerometer packaged in a LGA package. The complete device includes a sensing element and an IC interface able to take the information from the sensing element and to provide a signal to the external world through an  $I^2C/SPI$  serial interface.

#### 3.1 Sensing element

A proprietary process is used to create a surface micro-machined accelerometer. The technology allows to carry out suspended silicon structures which are attached to the substrate in a few points called anchors and are free to move in the direction of the sensed acceleration. To be compatible with the traditional packaging techniques a cap is placed on top of the sensing element to avoid blocking the moving parts during the moulding phase of the plastic encapsulation.

When an acceleration is applied to the sensor the proof mass displaces from its nominal position, causing an imbalance in the capacitive half-bridge. This imbalance is measured using charge integration in response to a voltage pulse applied to the sense capacitor.

At steady state the nominal value of the capacitors are few pF and when an acceleration is applied the maximum variation of the capacitive load is up to 100fF.

#### 3.2 IC Interface

The complete measurement chain is composed by a low-noise capacitive amplifier which converts into an analog voltage the capacitive unbalancing of the MEMS sensor and by three  $\Sigma\Delta$  analog-to-digital converters, one for each axis, that translate the produced signal into a digital bitstream.

The  $\Sigma\Delta$  converters are coupled with dedicated reconstruction filters which remove the high frequency components of the quantization noise and provide low rate and high resolution digital words.

The charge amplifier and the  $\Sigma\Delta$  converters are operated respectively at 61.5 kHz and 20.5 kHz.

The data rate at the output of the reconstruction depends on the user selected Decimation Factor (DF) and spans from 40 Hz to 2560 Hz.

The acceleration data may be accessed through an I<sup>2</sup>C/SPI interface thus making the device particularly suitable for direct interfacing with a microcontroller.

The LIS3LV02DL features a Data-Ready signal (RDY) which indicates when a new set of measured acceleration data is available thus simplifying data synchronization in digital system employing the device itself.

The LIS3LV02DL may also be configured to generate an inertial Wake-Up, Direction Detection and Free-Fall interrupt signal accordingly to a programmed acceleration event along the enabled axes.




#### 3.3 Factory calibration

The IC interface is factory calibrated for sensitivity (So) and Zero-g level (Off).

The trimming values are stored inside the device by a non volatile structure. Any time the device is turned on, the trimming parameters are downloaded into the registers to be employed during the normal operation. This allows the user to employ the device without further calibration.



## 4 Application Hints





The device core is supplied through Vdd line while the I/O pads are supplied through Vdd\_IO line. Power supply decoupling capacitors (100 nF ceramic, 10  $\mu$ F AI) should be placed as near as possible to the pin 13 of the device (common design practice).

All the voltage and ground supplies must be present at the same time to have proper behavior of the IC (refer to Fig. 3). It is possible to remove Vdd mantaining Vdd\_IO without blocking the communication busses.

The functionality of the device and the measured acceleration data is selectable and accessible through the  $I^2C/SPI$  interface. When using the  $I^2C$ , CS must be tied high while SDO must be left floating. Refer to dedicated application note for further information on device usage.

#### 4.1 Soldering Information

The LGA-16 package is lead free and green package qualified for soldering heat resistance according to JEDEC J-STD-020C. Pin #1 indicator are physically connected to GND. Soldering recommendations are available upon request.



## 5 Digital Interfaces

The registers embedded inside the LIS3LV02DL may be accessed through both the I<sup>2</sup>C and SPI serial interfaces. The latter may be SW configured to operate either in 3-wire or 4-wire interface mode.

The serial interfaces are mapped onto the same pads. To select/exploit the I<sup>2</sup>C interface, CS line must be tied high (i.e connected to Vdd\_IO).

PIN Name	PIN Description
CS	SPI enable I <sup>2</sup> C/SPI mode selection (1: I <sup>2</sup> C mode; 0: SPI enabled)
SCL/SPC	I <sup>2</sup> C Serial Clock (SCL) SPI Serial Port Clock (SPC)
SDA/SDI/SDO	I <sup>2</sup> C Serial Data (SDA) SPI Serial Data Input (SDI) 3-wire Interface Serial Data Output (SDO)
SDO	SPI Serial Data Output (SDO)

 Table 5.
 Serial interface pin description

### 5.1 I<sup>2</sup>C Serial Interface

The LIS3LV02DL  $I^2C$  is a bus slave. The  $I^2C$  is employed to write the data into the registers whose content can also be read back.

The relevant I<sup>2</sup>C terminology is given in the table below

Term	Term Description					
Transmitter The device which sends data to the bus						
Receiver	e device which receives data from the bus					
Master	The device which initiates a transfer, generates clock signals and terminates a transfer					
Slave	The device addressed by the master					

Table 6. Serial interface pin description

There are two signals associated with the  $I^2C$  bus: the Serial Clock Line (SCL) and the Serial DAta line (SDA). The latter is a bidirectional line used for sending and receiving the data to/from the interface. Both the lines are connected to Vdd\_IO through a pull-up resistor embedded inside the LIS3LV02DL. When the bus is free both the lines are high.

The I<sup>2</sup>C interface is compliant with Fast Mode (400 kHz) I<sup>2</sup>C standards as well as the Normal Mode.



#### 5.1.1 I<sup>2</sup>C Operation

The transaction on the bus is started through a START (ST) signal. A START condition is defined as a HIGH to LOW transition on the data line while the SCL line is held HIGH. After this has been transmitted by the Master, the bus is considered busy. The next byte of data transmitted after the start condition contains the address of the slave in the first 7 bits and the eighth bit tells whether the Master is receiving data from the slave or transmitting data to the slave. When an address is sent, each device in the system compares the first seven bits after a start condition with its address. If they match, the device considers itself addressed by the Master. The Slave ADdress (SAD) associated to the LIS3LV02DL is 0011101b.

Data transfer with acknowledge is mandatory. The transmitter must release the SDA line during the acknowledge pulse. The receiver must then pull the data line LOW so that it remains stable low during the HIGH period of the acknowledge clock pulse. A receiver which has been addressed is obliged to generate an acknowledge after each byte of data has been received.

The I<sup>2</sup>C embedded inside the LIS3LV02DL behaves like a slave device and the following protocol must be adhered to. After the start condition (ST) a salve address is sent, once a slave acknowledge (SAK) has been returned, a 8-bit sub-address will be transmitted: the 7 LSb represent the actual register address while the MSB enables address auto increment. If the MSb of the SUB field is 1, the SUB (register address) will be automatically incremented to allow multiple data read/write.

The slave address is completed with a Read/Write bit. If the bit was '1' (Read), a repeated START (SR) condition will have to be issued after the two sub-address bytes; if the bit is '0' (Write) the Master will transmit to the slave with direction unchanged.

ſ	Master	ST	SAD + W		SUB		DATA		SP
	Slave			SAK		SAK		SAK	

Transfer when Master is writing one byte to slave

Transfer when Master is writing multiple bytes to slave:

Master	ST	SAD + W		SUB		DATA		DATA		SP
Slave			SAK		SAK		SAK		SAK	

Transfer when Master is receiving (reading) one byte of data from slave:

ſ	Master	ST	SAD + W		SUB		SR	SAD + R			NMAK	SP
	Slave			SAK		SAK			SAK	DATA		

Transfer when Master is receiving (reading) multiple bytes of data from slave

Master	ST	SAD + W		SUB		SR	SAD + R			MAK
Slave			SAK		SAK			SAK	DATA	
	-		i							
Master				MAK				NMAK		SP
Slave		DAT	4			D	ATA			

Data are transmitted in byte format (DATA). Each data transfer contains 8 bits. The number of bytes transferred per transfer is unlimited. Data is transferred with the Most Significant bit (MSb) first. If a receiver can't receive another complete byte of data until it has performed some other



function, it can hold the clock line, SCL LOW to force the transmitter into a wait state. Data transfer only continues when the receiver is ready for another byte and releases the data line. If a slave receiver doesn't acknowledge the slave address (i.e. it is not able to receive because it is performing some real time function) the data line must be left HIGH by the slave. The Master can then abort the transfer. A LOW to HIGH transition on the SDA line while the SCL line is HIGH is defined as a STOP condition. Each data transfer must be terminated by the generation of a STOP (SP) condition.

In order to read multiple bytes, it is necessary to assert the most significant bit of the subaddress field. In other words, SUB(7) must be equal to 1 while SUB(6-0) represents the address of first register to read.


In the presented communication format MAK is Master Acknowledge and NMAK is No Master Acknowledge.

#### 5.2 SPI Bus Interface

The LIS3LV02DL SPI is a bus slave. The SPI allows to write and read the registers of the device.

The Serial Interface interacts with the outside world with 4 wires: CS, SPC, SDI and SDO.

#### Figure 4. Read & write protocol



**CS** is the Serial Port Enable and it is controlled by the SPI master. It goes low at the start of the transmission and goes back high at the end. **SPC** is the Serial Port Clock and it is controlled by the SPI master. It is stopped high when **CS** is high (no transmission). **SDI** and **SDO** are respectively the Serial Port Data Input and Output. Those lines are driven at the falling edge of **SPC** and should be captured at the rising edge of **SPC**.

Both the Read Register and Write Register commands are completed in 16 clock pulses or in multiple of 8 in case of multiple byte read/write. Bit duration is the time between two falling edges of **SPC**. The first bit (bit 0) starts at the first falling edge of **SPC** after the falling edge of **CS** while the last bit (bit 15, bit 23, ...) starts at the last falling edge of SPC just before the rising edge of **CS**.

*bit 0*: RW bit. When 0, the data DI(7:0) is written into the device. When 1, the data DO(7:0) from the device is read. In latter case, the chip will drive **SDO** at the start of bit 8.

*bit 1*: MS bit. When 0, the address will remain unchanged in multiple read/write commands. When 1, the address will be auto incremented in multiple read/write commands.

*bit 2-7*: address AD(5:0). This is the address field of the indexed register.

*bit 8-15*: data DI(7:0) (write mode). This is the data that will be written into the device (MSb first).


*bit 8-15*: data DO(7:0) (read mode). This is the data that will be read from the device (MSb first).

In multiple read/write commands further blocks of 8 clock periods will be added. When  $M\overline{S}$  bit is 0 the address used to read/write data remains the same for every block. When  $M\overline{S}$  bit is 1 the address used to read/write data is incremented at every block.

The function and the behavior of **SDI** and **SDO** remain unchanged.

#### 5.2.1 SPI Read





The SPI Read command is performed with 16 clock pulses. Multiple byte read command is performed adding blocks of 8 clock pulses at the previous one.

bit 0: READ bit. The value is 1.


bit 1: MS bit. When 0 do not increment address, when 1 increment address in multiple reading.

bit 2-7: address AD(5:0). This is the address field of the indexed register.

*bit 8-15*: data DO(7:0) (read mode). This is the data that will be read from the device (MSb first).

*bit 16-...* : data DO(...-8). Further data in multiple byte reading.


Figure 6. Multiple bytes SPI Read Protocol (2 bytes example)





#### 5.2.2 SPI Write





The SPI Write command is performed with 16 clock pulses. Multiple byte write command is performed adding blocks of 8 clock pulses at the previous one.

*bit 0*: WRITE bit. The value is 0.


*bit 1*: MS bit. When 0 do not increment address, when 1 increment address in multiple writing.

bit 2 -7: address AD(5:0). This is the address field of the indexed register.

*bit 8-15*: data DI(7:0) (write mode). This is the data that will be written inside the device (MSb first).

bit 16-... : data DI(...-8). Further data in multiple byte writing.






#### 5.2.3 SPI Read in 3-wires mode

3-wires mode is entered by setting to 1 bit SIM (SPI Serial Interface Mode selection) in CTRL\_REG2.





The SPI Read command is performed with 16 clock pulses:

bit 0: READ bit. The value is 1.

bit 1: MS bit. When 0 do not increment address, when 1 increment address in multiple reading.

*bit 2-7*: address AD(5:0). This is the address field of the indexed register.

*bit 8-15*: data DO(7:0) (read mode). This is the data that will be read from the device (MSb first).

Multiple read command is also available in 3-wires mode.



## 6 Register mapping

The table given below provides a listing of the 8 bit registers embedded in the device and the related address.

Deg Neme	Turne	Register Ad	ldress	Defeult	Commont	
Reg. Name	Туре	Binary	Hex	— Default	Comment	
	rw	0000000 - 0001110	00 - 0E		Reserved	
WHO_AM_I	r	0001111	0F	00111010	Dummy register	
	rw	0010000 - 0010101	10-15		Reserved	
OFFSET_X	DFFSET_X rw		16	Calibration	Loaded at boot	
OFFSET_Y	rw	0010111	17	Calibration	Loaded at boot	
OFFSET_Z	rw	0011000	18	Calibration	Loaded at boot	
GAIN_X	rw	0011001	19	Calibration	Loaded at boot	
GAIN_Y	rw	0011010	1A	Calibration	Loaded at boot	
GAIN_Z	rw	0011011	1B	Calibration	Loaded at boot	
		0011100 -0011111	1C-1F		Reserved	
CTRL_REG1	rw	0100000	20	00000111		
CTRL_REG2	rw	0100001	21	00000000		
CTRL_REG3	rw	0100010	22	00001000		
HP_FILTER RESET	r	0100011	23	dummy	Dummy register	
		0100100-0100110	24-26		Not Used	
STATUS_REG	rw	0100111	27	00000000		
OUTX_L	r	0101000	28	output		
OUTX_H	r	0101001	29	output		
OUTY_L	r	0101010	2A	output		
OUTY_H	r	0101011	2B	output		
OUTZ_L	r	0101100	2C	output		
OUTZ_H	r	0101101	2D	output		
	r	0101110	2E		Reserved	
		0101111	2F		Not Used	
FF_WU_CFG	rw	0110000	30	00000000		
FF_WU_SRC	rw	0110001	31	00000000		
FF_WU_ACK	r	0110010	32	dummy	Dummy register	
		0110011	33		Not Used	
FF_WU_THS_L	rw	0110100	34	00000000		

Table 7. Registers address map



Table 7. Registers address map (continued)										
Deg Neme	Туре	Register Ad	ldress	- Default	Comment					
Reg. Name	туре	Binary	Hex	Delault	Comment					
FF_WU_THS_H	rw	0110101	35	00000000						
FF_WU_DURATION	rw	0110110	36	00000000						
		0110111	37		Not Used					
DD_CFG	rw	0111000	38	0000000						
DD_SRC	rw	0111001	39	0000000						
DD_ACK	r	0111010	3A	dummy	Dummy register					
		0111011	3B		Not Used					
DD_THSI_L	rw	0111100	3C	00000000						
DD_THSI_H	rw	0111101	3D	0000000						
DD_THSE_L	rw	0111110	3E	00000000						
DD_THSE_H	rw	0111111	3F	00000000						
		1000000-1111111	40-7F		Reserved					

 Table 7.
 Registers address map (continued)

Registers marked as reserved must not be changed. The writing to those registers may cause permanent damages to the device.

The content of the registers that are loaded at boot should not be changed. They contain the factory calibration values. Their content is automatically restored when the device is powered-up.



## 7 Register Description

The device contains a set of registers which are used to control its behavior and to retrieve acceleration data. The registers 7.2 to 7.7 contain the factory calibration values, it is not necessary to change their value for normal device operation.

#### 7.1 WHO\_AM\_I (0Fh)


	W7	W6	W5	W4	W3	W2	W1	W0
W7, W0	LIS3LV02DL	Physica	al Addro	ess equ	al to 3	۹h		

Addressing this register the physical address of the device is returned. For LIS3LV02DL the physical address assigned in factory is 3Ah.


### 7.2 **OFFSET\_X (16h)**

	OX7	OX6	OX5	OX4	OX3	OX2	OX1	OX0
OX7, OX0	Digital Offset	Trimmi	ng for >	<-Axis				

### 7.3 **OFFSET\_Y (17h)**




### 7.4 **OFFSET\_Z (18h)**



OZ7, OZ0	Digital Offset Trimming for Z-Axis
----------	------------------------------------




#### 7.5 GAIN\_X (19h)



GX7, GX0	Digital Gain Trimming for X-Axis
----------	----------------------------------

#### 7.6 GAIN\_Y (1Ah)



GY7, GY0	Digital Gain Trimming for Y-Axis

#### 7.7 GAIN\_Z (1Bh)



GZ7, GZ0 Digital Gain Trimming for Z-Axis

### 7.8 CTRL\_REG1 (20h)

1							
PD1	PD0	DF1	DF0	ST	Zen	Yen	Xen

PD1, PD0	Power Down Control (00: power-down mode; 01, 10, 11: device on)
DF1, DF0	Decimation Factor Control (00: decimate by 512; 01: decimate by 128; 10: decimate by 32; 11: decimate by 8)
ST	Self Test Enable (0: normal mode; 1: self-test active)
Zen	Z-axis enable (0: axis off; 1: axis on)
Yen	Y-axis enable (0: axis off; 1: axis on)
Xen	X-axis enable (0: axis off; 1: axis on)

**PD1**, **PD0** bit allows to turn on the turn the device out of power-down mode. The device is in power-down mode when PD1, PD0= "00" (default value after boot). The device is in normal mode when either PD1 or PD0 is set to 1.

**DF1, DF0** bit allows to select the data rate at which acceleration samples are produced. The default value is 00 which corresponds to a data-rate of 40Hz. By changing the content of DF1, DF0 to "01", "10" and "11" the selected data-rate will be set respectively equal to 160Hz, 640Hz and to 2560Hz.



**ST** bit is used to activate the self test function. When the bit is set to one, an output change will occur to the device outputs (refer to table 2 and 3 for specification) thus allowing to check the functionality of the whole measurement chain.

Zen bit enables the Z-axis measurement channel when set to 1. The default value is 1.

Yen bit enables the Y-axis measurement channel when set to 1. The default value is 1.

Xen bit enables the X-axis measurement channel when set to 1. The default value is 1.

#### 7.9 CTRL\_REG2 (21h)

		FS	BDU	BLE	BOOT	IEN	DRDY	SIM	DAS			
FS	Full Scale selection (0: ±2g; 1: ±6g)											
BDU		Block Data Update (0: continuous update; 1: output registers not updated until MSB and LSB reading)										
BLE	-	Big/Little Endian selection (0: little endian; 1: big endian)										
BOOT	Rebo	oot mei	mory co	ntent								
IEN		rupt EN ata rea		IDY pa	d; 1: int r	eq on F	RDY pad)					
DRDY	Enat	ole Data	a-Read	y gene	ration							
SIM	SPI Serial Interface Mode selection (0: 4-wire interface; 1: 3-wire interface)											
DAS		0	nent Se jht justil		16 bit lef	t justifie	ed)					

**FS** bit is used to select Full Scale value. After the device power-up the default full scale value is +/-2g. In order to obtain a +/-6g full scale it is necessary to set FS bit to '1'.

**BDU** bit is used to inhibit output registers update until both upper and lower register parts are read. In default mode (BDU= '0') the output register values are updated continuously. If for any reason it is not sure to read faster than output data rate it is recommended to set BDU bit to '1'. In this way the content of output registers is not updated until both MSB and LSB are read avoiding to read values related to different sample time.

**BLE** bit is used to select Big Endian or Little Endian representation for output registers. In Big Endian's one MSB acceleration value is located at addresses 28h (X-axis), 2Ah (Y-axis) and 2Ch (Z-axis) while LSB acceleration value is located at addresses 29h (X-axis), 2Bh (Y-axis) and 2Dh (Z-axis). In Little Endian representation (Default, BLE='0') the order is inverted (refer to data register description for more details).

**BOOT** bit is used to refresh the content of internal registers stored in the flash memory block. At the device power up the content of the flash memory block is transferred to the internal registers related to trimming functions to permit a good behavior of the device itself. If for any reason the content of trimming registers was changed it is sufficient to use this bit to restore correct values. When BOOT bit is set to '1' the content of internal flash is copied inside corresponding internal registers and it is used to calibrate the device. These values are factory



trimmed and they are different for every accelerometer. They permit a good behavior of the device and normally they have not to be changed. At the end of the boot process the BOOT bit is set again to '0'.

**IEN** bit is used to switch the value present on data-ready pad between Data-Ready signal and Interrupt signal. At power up the Data-ready signal is chosen. It is however necessary to modify DRDY bit to enable Data-Ready signal generation.

**DRDY** bit is used to enable Data-Ready (RDY/INT) pin activation. If DRDY bit is '0' (default value) on Data-Ready pad a '0' value is present. If a Data-Ready signal is desired it is necessary to set to '1' DRDY bit. Data-Ready signal goes to '1' whenever a new data is available for all the enabled axis. For example if Z-axis is disabled, Data-Ready signal goes to '1' when new values are available for both X and Y axis. Data-Ready signal comes back to '0' when all the registers containing values of the enabled axis are read. To be sure not to loose any data coming from the accelerometer data registers must be read before a new Data-Ready rising edge is generated. In this case Data-ready signal will have the same frequency of the data rate chosen.

**SIM** bit selects the SPI Serial Interface Mode. When SIM is '0' (default value) the 4-wire interface mode is selected. The data coming from the device are sent to SDO pad. In 3-wire interface mode output data are sent to SDA\_SDI pad.

**DAS** bit permits to decide between 12 bit right justified and 16 bit left justified representation of data coming from the device. The first case is the default case and the most significant bits are replaced by the bit representing the sign.

ECK HPDD HPEE EDS res res CES1 CES0

	LOK		111 1 1	100	163	163	0.01	0130		
ECK	External	Clock. D	efault va	lue: 0						
2011	(0: clock	(0: clock from internal oscillator; 1: clock from external pad)								
HPDD	High Pas	s filter er	nabled fo	or Direction	on Detec	tion. Def	ault valu	e: 0		
	(0: filter b	0: filter bypassed; 1: filter enabled)								
	High Pass filter enabled for Free-Fall and Wake-Up. Default value: 0									
HPFF	(0: filter b	ypassec	l; 1: filter	enabled	)					
FDS	Filtered D	Filtered Data Selection. Default value: 0								
FDS	(0: internal filter bypassed; 1: data from internal filter)									
	High-pas	s filter C	ut-off Fre	equency	Selectior	n. Defaul	t value: (	00		
	(00: Hpc=512									
CFS1, CFS0	01: Hpc=	1024								
	10: Hpc=	2048								
	11: Hpc=	4096)								

### 7.10 CTRL\_REG3 (22h)

**FDS** bit enables (FDS=1) or bypass (FDS=0) the high pass filter in the signal chain of the sensor

**CFS1, CFS0** bits defines the coefficient Hpc to be used to calculate the -3dB cut-off frequency of the high pass filter:

$$f_{cutoff} = \frac{0.318}{Hpc} \cdot \frac{ODRx}{2}$$



### 7.11 HP\_FILTER\_RESET (23h)

Dummy register. Reading at this address zeroes instantaneously the content of the internal high pass-filter. Read data is not significant.

### 7.12 STATUS\_REG (27h)

ZYXOR ZOR YOR XOR ZYXDA ZDA YDA XDA

ZYXOR	X, Y and Z axis Data Overrun
ZOR	Z axis Data Overrun
YOR	Y axis Data Overrun
XOR	X axis Data Overrun
ZYXDA	X, Y and Z axis new Data Available
ZDA	Z axis new Data Available
YDA	Y axis new Data Available
XDA	X axis new Data Available

### 7.13 OUTX\_L (28h)

	2	XD7	XD6	XD5	XD4	XD3	XD2	XD1	XD0
XD7, XD0	07. XD0 X axis acceleration data LSB								

In Big Endian Mode (bit BLE CTRL\_REG2 set to '1') the content of this register is the MSB acceleration data and depends by bit DAS in CTR\_REG2 reg as described in the following section.

### 7.14 OUTX\_H (29h)

XD15 XD14 XD13 XD12	XD11	XD10	XD9	XD8
---------------------	------	------	-----	-----

XD15, XD8	X axis acceleration data MSB

When reading the register in "12 bit right justified" mode the most significant bits (15:12) are replaced with bit 11 (i.e. XD15-XD12=XD11, XD11, XD11, XD11).

In Big Endian Mode (bit BLE CTRL\_REG2 set to '1') the content of this register is the LSB acceleration data.



### 7.15 OUTY\_L (2Ah)

	YD7	YD6	YD5	YD4	YD3	YD2	YD1	YD0	
YD7, YD0	, YD0 Y axis acceleration data LSB								

In Big Endian Mode (bit BLE CTRL\_REG2 set to '1') the content of this register is the MSB acceleration data and depends by bit DAS in CTR\_REG2 reg as described in the following section.

### 7.16 OUTY\_H (2Bh)

YD15 YD14 YD13 YD	12 YD11	YD10 YD9	YD8
-------------------	---------	----------	-----

YD15, YD8	Y axis acceleration data MSB
-----------	------------------------------

When reading the register in "12 bit right justified" mode the most significant bits (15:12) are replaced with bit 11 (i.e. YD15-YD12=YD11, YD11, YD11, YD11).

In Big Endian Mode (bit BLE CTRL\_REG2 set to '1') the content of this register is the LSB acceleration data.

### 7.17 OUTZ\_L (2Ch)

ZD7 ZD6 ZD5 ZD4	ZD3 Z	D2 ZD1	ZD0
-----------------	-------	--------	-----

ZD7, ZD0	Z axis acceleration data LSB
----------	------------------------------

In Big Endian Mode (bit BLE CTRL\_REG2 set to '1') the content of this register is the MSB acceleration data and depends by bit DAS in CTR\_REG2 reg as described in the following section.

### 7.18 OUTZ\_H (2Dh)

	ZD15 ZD14	ZD13	ZD12	ZD11	ZD10	ZD9	ZD8
--	-----------	------	------	------	------	-----	-----

ZD15, ZD8	Z axis acceleration data MSB

When reading the register in "12 bit right justified" mode the most significant bits (15:12) are replaced with bit 11 (i.e. ZD15-ZD12=ZD11, ZD11, ZD11, ZD11).

In Big Endian Mode (bit BLE CTRL\_REG2 set to '1') the content of this register is the LSB acceleration data



## 7.19 FF\_WU\_CFG (30h)

	AOI LIR ZHIE ZLIE YHIE YLIE XHIE XLIE										
AOI	And/Or combination of Interrupt events interrupt request. Default value: 0. (0: OR combination of interrupt events; 1: AND combination of interrupt events)										
LIR	Latch interrupt request. Default value: 0. (0: interrupt request not latched; 1: interrupt request latched)										
ZHIE	<ul><li>Enable Interrupt request on Z high event. Default value: 0.</li><li>(0: disable interrupt request;</li><li>1: enable interrupt request on measured accel. value higher than preset threshold)</li></ul>										
ZLIE	<ul><li>Enable Interrupt request on Z low event. Default value: 0.</li><li>(0: disable interrupt request;</li><li>1: enable interrupt request on measured accel. value lower than preset threshold)</li></ul>										
YHIE	<ul><li>Enable Interrupt request on Y high event. Default value: 0.</li><li>(0: disable interrupt request;</li><li>1: enable interrupt request on measured accel. value higher than preset threshold)</li></ul>										
YLIE	Enable Interrupt request on Y low event. Default value: 0. (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold)										
XHIE	<ul><li>Enable Interrupt request on X high event. Default value: 0.</li><li>(0: disable interrupt request;</li><li>1: enable interrupt request on measured accel. value higher than preset threshold)</li></ul>										
XLIE	<ul><li>Enable Interrupt request on X low event. Default value: 0.</li><li>(0: disable interrupt request;</li><li>1: enable interrupt request on measured accel. value lower than preset threshold)</li></ul>										

Free-fall and inertial wake-up configuration register.





#### FF\_WU\_SRC (31h) 7.20

		Х	IA	ZH	ZL	YH	YL	XH	XL					
IA	Interrupt Active. Default value: 0 (0: no interrupt has been generated; 1: one or more interrupt event has been generated)													
ΖН	Z High. Default value: 0 (0: no interrupt; 1: ZH event has occurred)													
ZL	Z Low. Default value: 0 (0: no interrupt; 1: ZL event has occurred)													
ҮН	•		ult valu pt; 1: Y	e: 0 H even	t has o	ccurred	)							
YL			ılt value pt; 1: Y	e: 0 L event	has oc	curred)	1							
хн	X High. Default value: 0 (0: no interrupt; 1: XH event has occurred)													
XL			ılt value pt; 1: X	e: 0 L event	has oc	curred)	1							

#### FF\_WU\_ACK (32h) 7.21

Dummy register. If LIR bit in FF\_WU\_CFG=1 allows the refresh of FF\_WU\_SRC. Read data is not significant.



### 7.22 FF\_WU\_THS\_L (34h)

THS7	тысе	TUCE	тысл	тысо	тысо	TUC1	тисл
11137	11130	11135	11134	11100	11132	11131	11130

THS7, THS0 Free-fall / Inertial Wake Up Acceleration Threshold LSB

#### 7.23 FF\_WU\_THS\_H (35h)

THS15, THS8	Free-fall / Inertial Wake Up Acceleration Threshold MSB
-------------	---

### 7.24 FF\_WU\_DURATION (36h)

FWD7 FWD6 FWD5	FWD4 FWD3	FWD2 FWD1	FWD0
----------------	-----------	-----------	------

FWD7, FWD0	Minimum duration of the Free-fall/Wake-up event
------------	---

Set the minimum duration of the free-fall/wake-up event to be recognized.

 $Duration(s) = \frac{FF_WU_Duration (Dec)}{ODR}$ 



## 7.25 DD\_CFG (38h)

	IEND	LIR	ZHIE	ZLIE	YHIE	YLIE	XHIE	XLIE						
IEND	Interrupt enable on Direction change. Default value: 0 (0: disabled; 1: interrupt signal enabled)													
LIR	Latch Interrupt request into DD_SRC reg with the DD_SRC reg cleared by reading DD_ACK reg. Default value: 0. (0: interrupt request not latched; 1: interrupt request latched)													
ZHIE	(0: disab	Enable interrupt generation on Z high event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold)												
ZLIE	Enable ir (0: disab 1: enable	le interru	pt reque	st;				han preset threshold)						
YHIE	Enable ir (0: disab 1: enable	le interru	pt reque	st;	•			) than preset threshold)						
YLIE	Enable interrupt generation on Y low event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value lower than preset threshold)													
XHIE	Enable interrupt generation on X high event. Default value: 0 (0: disable interrupt request; 1: enable interrupt request on measured accel. value higher than preset threshold)													
XLIE	<ul> <li>Enable interrupt request on measured accel. value higher than preset threshold)</li> <li>Enable interrupt generation on X low event. Default value: 0</li> <li>(0: disable interrupt request;</li> <li>1: enable interrupt request on measured accel. value lower than preset threshold)</li> </ul>													

Direction-detector configuration register



57

### 7.26 DD\_SRC (39h)

	Х	IA	ZH	ZL	YH	YL	ХН	XL					
IA		rection cl	hanges d	letected;	•	asureme	nt)		-				
ZH	Z High. Default value: 0 (0: Z below THSI threshold; 1: Z accel. exceeding THSE threshold along positive direction of acceleration axis)												
ZL	`	ow THSI	threshol		nold along	g negativ	ve directi	on of ac	celeration axis)				
ҮН	Y High. I (0: Y bel 1: Y acce	ow THSI	threshol		nold alon	g positiv	e directio	on of acc	eleration axis)				
YL	Y Low. D (0: Y bel 1: Y acce	ow THSI	threshol		nold alon	g negativ	ve directi	on of ac	celeration axis)				
хн	-	ow THSI	threshol		nold alon	g positiv	e directio	on of acc	eleration axis)				
XL	X Low. D (0: X bel 1: X acce	ow THSI	threshol		nold alon	g negativ	ve directi	on of ac	celeration axis)				

Direction detector source register


### 7.27 DD\_ACK (3Ah)

Dummy register. If LIR bit in DD\_CFG=1 allows the refresh of DD\_SRC. Read data is not significant.

### 7.28 DD\_THSI\_L (3Ch)

	THSI7	THSI6	THSI5	THSI4	THSI3	THSI2	THSI1	THSI0
·								
THSI7, TH	SIO [	Direction de	tection Int	ernal Thre	shold LSE	3		

#### 7.29 DD\_THSI\_H (3Dh)



#### 7.30 DD\_THSE\_L (3Eh)

	THSE7	THSE6	THSE5	THSE4	THSE3	THSE2	THSE1	THSE0
-								
THSE7, TH	SE0	Direction of	detection I	External T	hreshold L	SB		

### 7.31 DD\_THSE\_H (3Fh)

	THSE15	THSE14	THSE13	THSE12	THSE11	THSE10	THSE9	THSE8
--	--------	--------	--------	--------	--------	--------	-------	-------

THSE15, THSE8	Direction detection External Threshold MSB
---------------	--



57

## 8 Package Information

In order to meet environmental requirements, ST offers these devices in ECOPACK<sup>®</sup> packages. These packages have a Lead-free second level interconnect. The category of second Level Interconnect is marked on the package and on the inner box label, in compliance with JEDEC Standard JESD97. The maximum ratings related to soldering conditions are also marked on the inner box label. ECOPACK is an ST trademark.

ECOPACK specifications are available at: www.st.com.




Figure 10. LGA-16 Mechanical Data & Package Dimensions

# 9 Revision history

Table 8. Document revision history	Table 8.	Document revision history
------------------------------------	----------	---------------------------

Date	Revision	Changes
15-Feb-2006	1	Initial release.



#### Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZE REPRESENTATIVE OF ST, ST PRODUCTS ARE NOT DESIGNED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS, WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners.

© 2006 STMicroelectronics - All rights reserved

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan -Malaysia - Malta - Morocco - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com

